I. INTRODUCTION

I
MPLANTABLE microelectronic devices (IMD) have already been used successfully in the form of cochlear implants to substitute a sensory modality (hearing) that might be lost due to diseases or injuries [1] . More recent IMD applications demand higher performance and more power efficiency to enable very sophisticated treatment paradigms, such as retinal implants for the blind or bidirectional cortical brain-computerinterfaces (BCI) with sensory feedback for amputees or those suffering from severe paralysis [2] - [4] . These IMDs require more power to handle more functions on a larger scale, particularly when they need stimulation through a large number of electrodes at high rates, which power level is less dependent on the circuit efficiency [5] . Therefore, the new IMD power consumption is going to be orders of magnitude higher than more traditional IMDs, e.g., pacemakers [6] , and supplying them with primary batteries will not be an option. Inductive power transmission across the skin is, however, a viable solution to overcome size, cost, and longevity while providing sufficient power to such IMDs [5] , [7] - [9] . Considering that the temperature at the outer surface of the IMD should not increase more than 2 for the surrounding tissue to survive [10] , it is of utmost importance for the inductive link and the IMD power management circuitry to maintain very high power transfer efficiency. There are also other applications such as inductively powered wireless sensors, radio frequency identification (RFID), and near-field communication (NFC), in which the size and cost of neither primary nor secondary (i.e., rechargeable) batteries are justified, while high power efficiency and robustness even through weak inductive links are highly desired [11] , [12] . Fig. 1 shows the block diagram of an inductively-powered IMD with emphasis on the inductive power transmission that consists of three main components: power transmitter (Tx), inductive link, and IMD (Rx). On the Tx side, the primary coil, , is driven by a power amplifier (PA) at the carrier frequency, . This signal induces power in the secondary coil, , and the active voltage doubler converts the AC voltage in tank to a DC voltage ( ) at higher levels than the peak input voltage.
The size of is significantly constrained when it is meant to be implantable in the human body or embedded in a small RFID tag, resulting in small value and low [13] - [15] . There are also IMDs under development, in which the secondary coil has to be embedded in the stimulator package (e.g., to be injectable) or directly implemented on the backside of the microelectrode array to facilitate the system microassembly and packaging by eliminating the flex cable that would otherwise be needed to place under the skin [16] , [17] . In such cases, the distance between and can be considerably larger than the size of , significantly limiting . This condition renders even the most efficient rectifiers either ineffective or highly inefficient. Thus, similar to far field RFID tags in the UHF band, in order to generate the desired from a small while maintaining high efficiency, a viable solution could be using voltage doublers which can operate at lower while providing sufficient . This can also increase the read range in the RFID tags that operate in the HF band.
Both rectifiers and voltage doublers have been widely used for inductively-powered applications. Passive rectifiers and voltage doublers using diode-connected transistors suffer from large forward voltage drops and power losses because of their threshold voltages [9] , [18] - [22] . A bridge rectifier using Schottky diodes has low dropout voltage [23] , but it has high leakage current and it is not available in a standard CMOS process without extra fabrication steps. In addition, its reverse breakdown voltage may not be high enough for stimulation applications. Several compensation techniques have been proposed to reduce the effective [24] - [29] . However, they still need to deal with several issues such as sensitivity to process variations, leakage, and back currents.
Synchronous active rectifiers have achieved high power conversion efficiency (PCE) because their pass transistors operate as switches in deep triode region with low dropout voltages [30] - [44] . However, their peak input voltages, which may be significantly limited by weakly coupled inductive links, need to be always higher than the desired output voltages, resulting in lower operating range or higher voltages on the Tx side. In order to address such limitations, comparator-based active voltage doublers have been recently proposed [45] , [46] . However, these topologies only operate at low frequencies ( ) in applications such as energy scavenging from vibrations using piezoelectric transducers. Improved voltage doublers are required for IMD and RFID applications with inductive links that operate within the HF band, such as 13.56 MHz, in the Industrial, Scientific, and Medical (ISM) band.
In this paper, we propose a fully-integrated power-efficient active voltage doubler employing high speed comparators for inductively-powered applications such as IMD, RFID, and NFC. Comparators are equipped with offset control functions to compensate for both turn-on and turn-off delays. The active voltage doubler achieves high PCE comparable to the active rectifiers while generating the desired DC output voltage with much lower AC inputs than either active rectifiers or passive voltage doublers. Section II describes the concept, operating principle, and PCE analysis of the active voltage doubler. Section III presents circuit details and design considerations including the effects of the proposed offset-control functions in high speed comparators. Simulation and measurement results are in Section IV, followed by conclusions in Section V. Fig. 2 shows the topology of the conventional passive voltage doubler using either diodes or diode-connected transistors. It consists of one capacitor, , and two diodes, and , with forward dropout voltages of and , respectively. Rectified output voltage, , is low pass filtered by , and supplies the load resistor, . The sinusoidal input voltage, , generated across the secondary resonance circuit, , has a peak amplitude of , which depends on the inductive link parameters and at the output of the power amplifier (PA), shown in Fig. 1 instantaneous input current flowing through the on-resistance of and , will be much smaller than that of the passive voltage doubler in Fig. 2 ( ). To drive and at high frequencies in the order of 13.56 MHz, comparators are equipped with internal offset-control functions that are externally adjustable (CTL0:3) to reduce the effects of the comparators' delay. Also, the separated N-well body terminal of needs to be connected to the highest potential on the chip to prevent latch-up and substrate leakage problems. Therefore, in Fig. 3 we have adopted the dynamic body biasing technique from [18] with auxiliary transistors, and , automatically connecting to the highest potential between and . Since the comparators are supplied from , which is initially at 0 V, it is necessary for the active voltage doubler to have startup capability. The startup block in Fig. 3 , which has been described in Section III.C, generates a complementary pair of startup enable signals, SU and , depending on the level to control the startup switches, and , as well as the comparators. When is too low to operate the comparators, the startup circuit sets and , which turn on and , respectively, while disabling the comparators. In this condition, both and are diode-connected to form a passive voltage doubler, which starts charging regardless of the comparators' status. When exceeds a certain level that is sufficient to operate the comparators, SU and toggle and turn and off, while enabling the comparators to normally run the active voltage doubler.
II. ACTIVE VOLTAGE DOUBLER ARCHITECTURE
A. Operating Principle of the Voltage Doubler
C. PCE Analysis and Optimization
The PCE of the active voltage doubler can be expressed as (2) where is the power delivered to the load and is the internal power consumption of comparators excluding the power needed to drive the gates of and . and are the power losses in the pass transistors due to gate switching and dissipation in , respectively. The sizing of and plays an important role in the PCE optimization since and are affected by and of each pass transistor. Some of the terms in (2) can be approximated by (3) (4) (5) where and are the widths of and , and and are the gate capacitance per unit width of and , respectively.
is the carrier frequency, and is the operating duty cycle (see Appendix). and are currents flowing through and , respectively, and they are assumed to be equal. We also found at each from simulations (0.1~0.8 mW), and used it in the PCE analysis. and are 0. 6 , the minimum length in this process. Even though larger widths of pass transistors decrease , they increase switching losses, , due to larger parasitic gate capacitances. Hence, each pass transistor has an optimal size for minimum power dissipation depending on several parameters, such as , and . In the Appendix, we have derived detailed equations for the PCE and while calculating optimal sizing of pass transistors for our target specifications.
III. CIRCUIT DETAILS AND DESIGN CONSIDERATIONS
A. Offset-Controlled High Speed Comparator
and need to drive large gate capacitances of and at high frequencies, respectively. Thus, key design parameters are drive capability and short delay. Comparator delay can reduce the PCE by either decreasing the input power that could otherwise be delivered to the load or allowing instantaneous back currents that flow from back to tank when . To reduce such delays, we have designed high-speed comparators with adjustable internal offsets, which basic concept was introduced in [44] . These built-in offset control functions help comparators turn their pass transistors on and off at proper times, leading to higher PCE. Fig. 4 shows the schematic diagram of two symmetrical high-speed comparators, in Fig. 4 (a) and in Fig. 4(b) , each of which is equipped with three built-in offset-control functions. In Fig. 4(a) , -, -, and -form a common-gate comparator, which input terminals at the sources of and are connected to and , respectively. and form a biasing branch, which is mirrored on to and . Thus, the comparator requires a minimum supply voltage of in order to start its operation. Since the gate of the diode-connected is coupled with , currents flowing through and depend on their source voltages, and , respectively. When , the current flowing through tends to be larger than that of , , and . Hence, , the input of the -inverter rapidly drops, leading to a high comparator output voltage, , which turns on. Even though common-gate comparators are considered high speed due to their low input impedance and simple structure, their speed of operation in our 0.5-process was not fast enough to drive large capacitive loads ( and ) at 13.56 MHz. Therefore, we added Offsetand Offsetinside (and their duals in ) in order to compensate for the turn-on and turn-off delays, respectively. Offsetblock is implemented using current source, controlled by switch, which can pull additional offset current from output branch, leading to start dropping earlier when this offset mechanism is activated by . Constant Offsethas been implemented using the size mismatch between and . The larger ratio of pushes additional offset current into the comparator output branch to increase early.
The offset control signal, , is provided by an offset control block that consists of the current-starved inverter, --, and other logic gates in Fig. 4(a) . When , , and . Thus, turns on to pull offset current in parallel with at a level that is higher than the additional current that is pushed in by Offset-. Therefore, starts to increase earlier to turn on a bit before falls below to compensate for the comparator turn-on delay. Once , the Offsetblock turns off, and the offset current pushing through becomes dominant. As a result, starts to decrease earlier to turn off a bit before exceeds to compensate for the comparator turn-on delay. In this case, goes high after the delay generated by the current-starved inverter, which should be shorter than one carrier cycle period. Since switches to high when is much higher than , it does not cause any fluctuation or instability issues through its feedback loop.
Sudden variations in may occur with rapid changes in the forward current due to interconnect parasitic inductance between tank and the voltage doubler. These variations may disrupt proper switching of the pass transistors and should be avoided. To protect the comparators against such effects, we have added a 3rd offset branch, Offset-, which consists of current source, controlled by switch. When goes low, it takes a while before the current-starved inverter output goes high. During this time, , activating the Offsetbranch to inject additional current into node and prevent from undesired changes due to variations. This will keep off until the next carrier cycle. starts to drop earlier before (due to Offset-) and starts to increase earlier before (due to Offset-), expediting transitions. It should be noted that the current-starved inverter delay does not need to be accurate, and its changes due to process variations can be tolerated as long as the delay time is terminated before the next transition time. For example, goes low when , and it should go back high again sometime after and before goes below again in the next cycle. Therefore, the low-to-high transition of can occur anytime during . When designing comparators for this active voltage doubler, the current-starved inverter delay should be set first, and then Offset-1, -2, and -3 should to be tuned in this order by adjusting the sizes of their current source transistors because modifying each parameter can affect the timing and values of the following parameters.
In addition, we have added 4-bit off-chip digital control signals, two for each comparator, CTL0:1 ( ) and CTL2:3 ( ), which should be connected to either (high) or (low), to adjust the switching times of the voltage doubler against process variations before the chip is used. For example, when , the reduced current in drives node more weakly, delaying decrement and the onset of turning off. On the contrary, when , increases the size mismatch in the Offset-, increases more rapidly, and turns off earlier. Moreover, startup control switches, and , are added in and , respectively, for a reliable startup operation as a passive voltage doubler. These switches turn on during the initial startup period and ensure that and are connected to and , respectively.
B. PCE Optimization With Offset-Control Functions
To further clarify the effects of offset-control functions on the PCE, in Fig. 6(a) and (b) we have compared simulation results that show the voltage doubler input/output voltages ( and ), comparator output voltages ( and ), and input power waveforms with the offsets disabled and enabled, respectively. In these simulations, we applied an AC voltage of at to the input and connected to the output of the active voltage doubler. Fig. 6(a) shows that without offset-control functions, because of the comparator turn-on delays, and turn on and too late, respectively. This results in power conduction delays through the pass transistors, from tank to the load, when or . Moreover, comparator turn-off delays result in and turning off and too late, inducing back currents flowing from to and from the output load to the tank, respectively. Both of these effects significantly decrease ( ) and PCE ( ). Fig. 6(b) shows that the abovementioned conduction delays and back currents can be significantly reduced using offset-control functions utilized in Fig. 4 comparators. Offset-1 and offset-2 functions compensate for the turn-on and turn-off delays, respectively, such that and can turn on/off their pass transistors at the right time, leading to the highest possible PCE. Thanks to these offset-control functions, the active voltage doubler can achieve much higher ( ) and PCE ( ) with the same and loading. Offset-3 function forces and to stay at and , respectively, after their conduction periods in order to provide reliable pass transistor turn-off against spurious variations (not shown in these simulations).
C. Self-Startup Capability
The active voltage doubler is cable of starting up before its supply rail, , is charged up to the level that is needed , comparator outputs, and in Fig. 3 , are also at 0 V. In this condition, and are diode-connected and conduct when and , respectively, and starts to charge up. In Fig. 7 , when , stays off and remains at 0 V through . SU and follow and and result in and to stay diode-connected. During the same period, and in Fig. 4(a) Fig. 8 shows the simulated waveforms for the self-startup process of the active voltage doubler, which guarantees that is charged up to about 1.4 V before resuming its normal operation. Since sub-threshold operation of transistors also conducts a small amount of currents, the startup switching voltage may practically be less than the theoretical limit of .
IV. SIMULATION AND MEASUREMENT RESULTS
A. Chip Micrograph and Measured Waveforms
The active voltage doubler was fabricated in the ON Semiconductor 0.5-3M2P standard CMOS process for its relatively high voltage handling capability. Fig. 9 shows the chip micrograph of the active voltage doubler, which includes comparators ( and ), pass transistors ( and ), control switches ( and ), and the startup circuit (SU). The active voltage doubler occupies 0.144 of silicon area with and . In our test setup, a class-C power amplifier drives the inductive link, which specifications are shown in Table II , to provide the active voltage doubler with 13.56 MHz sinusoidal input. Fig. 10 shows the measured input and output waveforms of the active voltage doubler under two conditions when and (2 V, 3.2 V). Directly probing the comparator outputs induces extra loading, which results in undesired additional delays. Hence, we inferred the underlying events in the circuit by inspecting and . In Fig. 3 once exceeds , turns on, and a large current flows from the tank to charge load. This forward current flow creates a voltage drop across the parasitic coil resistance and the interconnect inductance, resulting in a small dip in . While is on, , which is fairly constant due to large and that keep and constant, respectively. When turns off, the charging current instantaneously stops leading to a small bump in waveform following which returns to its normal sinusoidal shape. Therefore, and switching times can be estimated from variations, as shown in Fig. 10 . We considered the peak voltages of and when and just turned on or off in order to measure ( ) and , respectively. In these measurements, , , and .
B. PCE and Dropout Voltage Measurements
To consider key factors that affect the active voltage doubler performance, we measured the PCE and while sweeping 1)
, 2) , and 3) . Each panel in Figs. 11 -13 shows the calculated, simulated, and measured (in two conditions) values of the PCE and to verify the accuracy of our measurements and circuit models, while providing insight for improvements. Calculated PCE and have been derived from (1) to (5) and the active voltage doubler model in the Appendix, where the switching times are assumed to be ideal.
Simulations are post-layout and include estimations of parasitic inductances. To measure the input current, we connected a small current-sense resistor, , in series with the voltage doubler input and differentially measured the voltage across it.
was then calculated offline by integrating the instantaneous product of the input current and voltage samples.
was also measured to calculate . We also considered . Fig. 11 shows the measured, simulated, and calculated PCE and versus for and 1 , , and . In our measurements, the highest PCE was 79% achieved at , which was the onset of circuit operation with 1 loading. Unlike rectifiers in which the dropout voltage stays more or less constant with the PCE generally improving with higher (see [44] ), we observed increments in and reductions in the PCE with increased , which is evident in Fig. 11 . These are some of the possible reasons behind this observation: First, increasing with constant requires higher input current, resulting in higher power loss ( ) in the pass transistors. The power dissipation of comparators ( ) and gate switching ( ) also increase as the comparator supply voltage, , increases. Second, it turned out that the 2-bit offset control that we have included in each comparator was only sufficient to adjust the switching times around . Therefore, the voltage doubler operation was not optimized for , resulting in both measured and simulated PCEs in Fig. 11(a) to degrade at higher . It can be observed in Fig. 10 that and turn off too early when , limiting the input power delivered to the load and decreasing the PCE. Third, increasing resulted in higher peaks on and , which were also noticeable in Fig. 10 , because of larger input current variations and more prominent effect of parasitic inductance. When , is forced to conduct as a diode-connected transistor even after tries to turn it off (due to suboptimal timing). This forced conduction in saturation region results in more power loss in , and consequently lowers the PCE. Similarly, if , it results in substrate leakage in because all NMOS body terminals should be connected to in this standard CMOS process. Therefore, some portion of the input current can flow through the parasitic PN junction instead of the switch, leading to additional power loss.
Calculated results in Fig. 11 (a) and (b) show considerably higher PCE (86%) and lower (0.27 V) compared to both simulated and measured results. Because in the theoretical circuit model we have assumed that the comparators turn the pass transistors on/off sharply with ideal timing regardless of variations in , , and to achieve the maximum possible PCE, while the switching times in simulations and measurements are optimized for a certain operating condition, , , and . Fig. 12 shows the measured, simulated, and calculated PCE and versus . In Fig. 12(a) , the maximum PCE was achieved with the designated . As increases above 1 , drops and for the same decreased. Therefore, the internal power dissipation ( ) in (2) becomes more dominant, reducing the PCE. On the other hand, when decreased below 1 , higher input 
current is required to drive the heavy load, increasing and , as shown in Fig. 12(b) , and resulting in the PCE to decrease. Fig. 13 shows the measured, simulated, and calculated PCE and versus with . The comparator offsets of the proposed voltage doubler were designed for operation around . The PCE in Fig. 13 (a) sharply decreased at higher because the comparator delays became too long and allowed for back current to flow from back to the tank. At lower operating frequencies the PCE decreased again, though at a slower rate, due to the fixed comparator offsets and CS inverter delays leading the pass transistors to turn off earlier than they should, thus conducting smaller amount of power to the load. Fig. 13(b) shows the measured versus , which is also affected by the switching times. Even though and were fixed in all frequencies, lower PCE required higher input power to achieve the same . Therefore, increased at frequencies that had lower PCE.
We have measured three different chips, all of which showed similar characteristics as in Figs. 11 -13 , where the measured PCE is slightly lower than the simulated PCE due to process variations. Since the active voltage doubler has been optimized for a certain operating condition, i.e., , , and , the PCE somewhat deviates from its optimal point when the operating condition changes. However, the voltage doubler still operates properly with within the range of (2~4 V) and ( ), as long as remains at 13.56 MHz. is unlikely to change, because it is often controlled externally by a crystal-based oscillator that drives the power amplifier, shown in Fig. 1 . The best way to oppose such PCE deviations from the optimal point is to form another closed loop around the voltage doubler at the system level to monitor and change CTL0:3 at any operating condition via a well-defined search algorithm. . It can be seen that 80% of the input power has been delivered to the load, while the majority of the remaining 20% dissipates in the pass transistors ( and ), followed by the comparators ( and ). Losses . Power dissipation in (2.6%) and (4.6%) include the comparators' internal power consumption as well as the switching loss, which are represented in the model by and , respectively. In addition, the offset-controlled functions in and consume only 29 and 45 , which are 0.4% and 0.6% of the total power consumption, respectively. Table I benchmarks several recently reported rectifiers and voltage doublers used in various power management blocks along with the proposed active voltage doubler. In rectifiers, a major limitation is that is always less than , as expected. Passive voltage doublers cannot provide high PCE for the reasons discussed in Section I. Two active voltage doublers have been recently reported in the literature for energy scavenging from mechanical vibrations via piezoelectric transducers, which are designed to operate at low frequencies in the order of 100 Hz [45] , [46] . Even though these active voltage doubles offer high PCE, they are not suitable for inductively powered biomedical applications, which operate at much higher frequencies through near-field inductive links. What we have presented in the last column is, to the best of our knowledge, the first active voltage doubler that can operate at 13.56 MHz in the ISM-band, providing 2.4 V of DC supply to a 1 load from a peak AC input voltage of only 1.46 V, while offering the highest measured PCE of 79%. This is made possible with the accurate timing provided by offset-controlled high speed comparators for both rising and falling slopes of the carrier signal to maximize the power delivered to the load when turning the pass transistors on, while minimizing the back currents when turning them off. Table II summarizes the specifications of the active voltage doubler and the inductive link used in our measurements.
C. Performance Summary and Comparison
V. CONCLUSIONS
Comparator-based active rectifiers are considered the most promising solutions to achieve not only high PCE but also low dropout voltage in inductive power transmission. These AC-to-DC converters, however, need peak input voltage that should always be higher than the desired output voltage. This will limit the operation range and safe voltages of most inductively-powered devices, such as IMDs and RFID tags, which tend to have weakly coupled links. In order to overcome this limitation, we have developed a fully integrated power-efficient active voltage doubler with offset-controlled high speed comparators, which can offer high PCE and low dropout voltage comparable to active rectifiers, while increasing well above the . Three different offset control functions, built in the comparators, compensate for their turn-on and turn-off delays to maximize forward current to the load, while minimizing the back current. In addition, a novel startup circuit has been added to the voltage doubler to guarantee its reliable initial operation as a passive voltage doubler when . The relationship between the active voltage doubler PCE, dropout voltage, and several power loss factors has also been analyzed to provide designers with better insight towards maximizing the PCE.
APPENDIX
In this section, we calculate the PCE in (2) and in (1) using simplified voltage doubler waveforms shown in Fig. 15 . In this analysis, is the voltage doubler operating duty cycle, is the voltage across , and is the period of one operating cycle. In this simplified model, we assume: 1) is sinusoidal, 2) and are large enough to maintain and almost constant during , i.e., , 3) comparators turn on and off their pass transistors, and , at ideal times and their outputs, and , have negligible rising and falling times, and 4) , therefore, can be expressed as . For this analysis, we also used the optimal size ratio of and in [48] which leads to minimum in a given area (6) While (3) and (4) can be solved directly by knowing circuit parameters, needs to be derived to obtain in (5)
The charging current flowing through pass transistors, and , needs to be the same as the total output and dissipated currents of the voltage doubler. Therefore (9) (10)
In (10), can be written as (11) By substituting (11) in (10), can be obtained with given values of , , and from (12) where and can be approximated from the simulation results and (4), respectively. Then, we can solve in (5) using from (12) , and the PCE can be calculated by substituting (3) - (5) in (2) . In addition, using MATLAB we can easily try various values (e.g., by changing ) and find the optimal size of the pass transistors, which results in minimum power loss and maximize the PCE.
can also be estimated by obtaining from (11) and substituting it in (1).
